Lecture 22:
Heterogeneous Parallelism and Hardware Specialization

Parallel Computer Architecture and Programming
CMU 15-418, Spring 2013
You need to buy a computer system

Processor A
4 cores
Each core has sequential performance \(P\)

Processor B
16 cores
Each core has sequential performance \(P/2\)

All other components of the system are equal.
Which do you pick?
Amdahl’s law revisited

\[
speedup(f,n) = \frac{1}{(1 - f) + \frac{f}{n}}
\]

\[f = \text{fraction of program that is parallelizable}\]
\[n = \text{parallel processors}\]

Assumptions:
Parallelizable work distributes perfectly onto \(n\) processors of equal capability
Account for resource limits

\[
\text{speedup}(f,n,r) = \frac{1}{(1-f) \frac{f \cdot r}{\text{perf}(r)} + \frac{\text{perf}(r) \cdot n}{\text{perf}(r)}}
\]

(relative to processor with 1 unit worth of resources, \(n=1\))

\(f = \) fraction of program that is parallelizable
\(n = \) total processing resources (e.g., transistors on a chip)
\(r = \) resources dedicated to each processing core,
(each of the \(n/r\) cores has sequential performance \(\text{perf}(r)\))

Example:
Let \(n=16\)
\(r_A = 4\)
\(r_B = 1\)

[Hill and Marty 08]
Speedup (relative to n=1)

Each graph is iso-resources

X-axis = \( r \)  (many small cores to left, fewer “fatter” cores to right)

\( \text{perf}(r) \) modeled as \( \sqrt{r} \)

[Source: Hill and Marty 08]
Asymmetric processing cores

Example:
Let $n=16$

One core: $r = 4$

12 cores: $r = 1$

\[
\text{speedup}(f,n,r) = \frac{1}{(1 - f) \frac{\text{perf}(r)}{\text{perf}(r) + (n-r)}} + \frac{f}{\text{perf}(r) + (n-r)}
\]

(= one perf(r) processor + n-r perf=1 processors)

[Hill and Marty 08]
Speedup (relative to n=1)

X-axis for symmetric architectures gives $r$ all cores (many small cores to left)

X-axis for asymmetric architectures gives $r$ for the single “fat” core (rest of cores are $r = 1$)

[Source: Hill and Marty 08]
Heterogeneous processing

Observation: most real applications are complex **

They have components that can be widely parallelized. And components that are difficult to parallelize.

They have components that are amenable to wide SIMD execution. And components that are not. (divergent control flow)

They have components with predictable data access And components with unpredictable access, but those accesses might cache well.

Most efficient processor is a heterogeneous mixture of resources. ("use the most efficient tool for the job")

** You will likely make this observation during your projects
Example: AMD Fusion

- "APU": accelerated processing unit
- Integrate CPU cores and GPU-style cores on same chip
- Share memory system
  - Regions of physical memory reserved for graphics (not x86 coherent)
  - Rest of memory is x86 coherent
  - CPU and graphics memory spaces are not coherent, but at least there is no need to copy data in physical memory (or over PCIe bus) to communicate between CPU and graphics

Graphics data-parallel (accelerator) core  
CPU L2  
CPU core  
AMD Llano  
(4 CPU cores + integrated GPU cores)
Multi-core CPU + integrated graphics

**AMD Llano**
- 2.9 GHz Llano Core 0
- 2.9 GHz Llano Core 3
- 1MB L2 Cache
- 1MB L2 Cache
- 0.6 GHz Cypress
- 5 Cores
- Coherent Request Queues (IFQ)
- DDR3 Memory Controllers
- 2x8B @ 1.86GT/s

**Intel Sandy Bridge**
- 3.4 GHz Sandy Br Core 0
- 3.4 GHz Sandy Br Core 3
- 256KB L2 Cache
- 256KB L2 Cache
- 0.85 GHz Gen 6
- 12 Cores
- 3.4GHz Coherent Ring Interconnect
- 8MB L3 Cache
- DDR3 Memory Controllers
- 2x8B @ 1.33GT/s
More heterogeneity: add discrete GPU

Keep discrete (power hungry) GPU unless needed for graphics-intensive applications
Use integrated, low power graphics for window manager/UI
(Neat: AMD Fusion can parallelize graphics across integrated and discrete GPU)

Discrete high-end GPU (AMD or NVIDIA)
My Macbook Pro 2011 (two GPUs)

- AMD Radeon HD GPU
- Quad-core Intel Core i7 CPU (Sandy Bridge, contains integrated GPU)

From ifixit.com teardown
Supercomputers use heterogeneous processing

- Los Alamos National Laboratory: Roadrunner
  
  Fastest US supercomputer in 2008, first to break Petaflop barrier: 1.7 PFLOPS
  Unique at the time due to use of two types of processing elements
  (IBM’s Cell processor served as “accelerator” to achieve desired compute density)
  - 6,480 AMD Opteron dual-core CPUs (12,960 cores)
  - 12,970 IBM Cell Processors (1 CPU + 8 accelerator cores per Cell = 116,640 cores)
  - 2.4 MWatt (about 2,400 average US homes)
Heterogeneous architecture for supercomputing

Source: Top500.org Fall 2012 rankings

<table>
<thead>
<tr>
<th>Rank</th>
<th>Site</th>
<th>System</th>
<th>Cores</th>
<th>Rmax (TFlop/s)</th>
<th>Rpeak (TFlop/s)</th>
<th>Power (kW)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>DOE/SC/Oak Ridge National Laboratory, United States</td>
<td>Titan - Cray XK7, Opteron 6274 16C 2.20GHz, Cray Gemini interconnect, NVIDIA K20x, Cray Inc.</td>
<td>560640</td>
<td>17590.0</td>
<td>27112.5</td>
<td>8209</td>
</tr>
<tr>
<td>2</td>
<td>DOE/NNSA/LLNL, United States</td>
<td>Sequoia - BlueGene/Q, Power BQC 16C 1.60 GHz, Custom, IBM</td>
<td>1572864</td>
<td>16324.8</td>
<td>20132.7</td>
<td>7890</td>
</tr>
<tr>
<td>3</td>
<td>RIKEN Advanced Institute for Computational Science (AICS), Japan</td>
<td>K computer, SPARC64 VIIIfx 2.0GHz, Tofu interconnect, Fujitsu</td>
<td>705024</td>
<td>10510.0</td>
<td>11280.4</td>
<td>12660</td>
</tr>
<tr>
<td>4</td>
<td>DOE/SC/Argonne National Laboratory, United States</td>
<td>Mira - BlueGene/Q, Power BQC 16C 1.60GHz, Custom, IBM</td>
<td>786432</td>
<td>8162.4</td>
<td>10066.3</td>
<td>3945</td>
</tr>
<tr>
<td>5</td>
<td>Forschungszentrum Juelich (FZJ), Germany</td>
<td>JUQUEEN - BlueGene/Q, Power BQC 16C 1.60GHz, Custom Interconnect, IBM</td>
<td>393216</td>
<td>4141.2</td>
<td>5033.2</td>
<td>1970</td>
</tr>
<tr>
<td>6</td>
<td>Leibniz Rechenzentrum, Germany</td>
<td>SuperMUC - iDataPlex DX360M4, Xeon E5-2680 8C 2.70GHz, Infiniband FDR, IBM</td>
<td>147456</td>
<td>2897.0</td>
<td>3185.1</td>
<td>3423</td>
</tr>
<tr>
<td>7</td>
<td>Texas Advanced Computing Center/Univ. of Texas, United States</td>
<td>Stampede - PowerEdge C8220, Xeon E5-2680 8C 2.70GHz, Infiniband FDR, Intel Xeon Phi, Dell</td>
<td>204900</td>
<td>2660.3</td>
<td>3959.0</td>
<td>15720</td>
</tr>
<tr>
<td>8</td>
<td>National Supercomputing Center in Tianjin, China</td>
<td>Tianhe-1A - NUDT YH MPP, Xeon X5670 6C 2.93 GHz, NVIDIA 2050, NUDT</td>
<td>186368</td>
<td>2566.0</td>
<td>4701.0</td>
<td>4040</td>
</tr>
</tbody>
</table>

27 PFLOPS, 8.2 MWatt
GPU-accelerated supercomputing

- Oak Ridge Titan (world’s #1)
- 18,688 AMD Opteron 16-core CPUs
- 18,688 NVIDIA Tesla K20X GPUs
- 710 TB RAM

- Estimated machine cost $97M
- Estimated annual power/operating cost: ~ $9M *

[ Source: NPR ]
Energy-constrained computing

- Supercomputers are energy constrained
  - Due to shear scale
  - Overall cost to operate (power for machine and for cooling)

- Mobile devices are energy constrained
  - Limited battery life
  - Heat dissipation
Efficiency benefits of compute specialization

- **Rules of thumb**: compared to average-quality C code on CPU...

- Throughput-maximized processor architectures: e.g., GPU cores
  - ~10x improvement in perf / watt
  - Assuming code maps well to wide data-parallel execution and is compute bound

- Fixed-function ASIC ("application-specific integrated circuit")
  - ~100x or greater improvement in perf/watt
  - Assuming code is compute bound

[Source: Chung et al. 2010, Dally 08]

[Figure credit Eric Chung]
Example: iPad 2 (2011)

- Image processing DSP
- PowerVR GPU
- Flash memory
- Dual-core ARM CPU
- Video Encode/Decode
- Image Processor
Original iPhone touchscreen controller

Separate digital signal processor to interpret raw signal from capacitive touch sensor (do not burden main CPU)

**FIG. 16**

1. RECEIVE RAW DATA
2. FILTER RAW DATA
3. GENERATE GRADIENT DATA
4. CALCULATE BOUNDARIES FOR TOUCH REGIONS
5. CALCULATE COORDINATES FOR EACH TOUCH REGION
6. PERFORM MULTIPoint TRACKING

**FIG. 17A**
RAW DATA INCLUDING NOISE

**FIG. 17B**
FILTERED DATA

**FIG. 17C**
GRADIENT DATA

**FIG. 17D**
TOUCH REGIONS

**FIG. 17E**
COORDINATES OF TOUCH REGIONS

From US Patent Application 2006/0097991
NVIDIA Tegra 3 (2011)

Asymmetric ARM CPU cores

Higher performance, higher power

Lower performance, low power
Texas Instruments OMAP 5 (2012)

Higher performance, higher power

Low performance, low power
Today: performance often matters more, not less

Fourth, there’s battery life.

To achieve long battery life when playing video, mobile devices must decode the video in hardware; decoding it in software uses too much power. Many of the chips used in modern mobile devices contain a decoder called H.264 – an industry standard that is used in every Blu-ray DVD player and has been adopted by Apple, Google (YouTube), Vimeo, Netflix and many other companies.

Although Flash has recently added support for H.264, the video on almost all Flash websites currently requires an older generation decoder that is not implemented in mobile chips and must be run in software. The difference is striking: on an iPhone, for example, H.264 videos play for up to 10 hours, while videos decoded in software play for less than 5 hours before the battery is fully drained.

When websites re-encode their videos using H.264, they can offer them without using Flash at all. They play perfectly in browsers like Apple’s Safari and Google’s Chrome without any plugins whatsoever, and look great on iPhones, iPods and iPads.

Steve Jobs’ “Thoughts on Flash”, 2010
http://www.apple.com/hotnews/thoughts-on-flash/
Demo: image processing on Nikon D7000

16 MPixel RAW image to JPG image conversion:
Adobe Lightroom on my quad-core Macbook Pro laptop: 1-2 sec
Camera: ~ 1/6 sec
GPU is itself a heterogeneous multi-core processor

Compute resources your CUDA programs used in assignment 2

Graphics-specific, fixed-function compute resources

GPU

Compute resources:
- SIMD Exec
- Cache

Graphics-specific resources:
- Texture
- Tessellate
- Clip/Cull Rasterize
- Zbuffer / Blend
- Scheduler / Work Distributor

GPU Memory
Example graphics tasks performed in fixed-function HW

Rasterization:
Determining what pixels a triangle overlaps

Texture mapping:
Warping/filtering images to apply detail to surfaces

Geometric tessellation:
Computing fine-scale geometry from coarse geometry
DESRES Anton supercomputer

- Supercomputer highly specialized for molecular dynamics
  - Simulate time evolution of proteins
- ASIC for computing particle-particle interactions (512 of them in machine)
- Throughput-oriented subsystem for efficient fast-fourier transforms
- Custom, low-latency communication network designed for communication patterns of N-body simulations
ARM + GPU Supercomputer

- Observation: heavy lifting in supercomputing applications is the data-parallel part of workload
  - Less need for “beefy” sequential performance cores

- Idea: build supercomputer out of power-efficient building blocks
  - ARM CPUs (for control) + GPU cores (primary compute engine)

- Goal: 7 GFLOPS/Watt efficiency

- Project underway at Barcelona Supercomputing Center
  [http://www.montblanc-project.eu](http://www.montblanc-project.eu)
Challenges of heterogeneity

So far in this course:
- Homogeneous system: every processor can be used for every task
- Goal: to get best speedup, keep all processors busy all the time

Heterogeneous system: use preferred processor for each task
- Challenge for system designer: what is the right mixture of resources to meet performance, cost, and energy goals?
  - Too few throughput-oriented resources (lower peak performance/efficiency for parallel workloads -- should have used resources for more throughput cores)
  - Too few sequential processing resources (get bitten by Amdahl’s Law)
  - How much chip area should be dedicated to a specific function, like video? (these resources are taken away from general-purpose processing)

Increased pressure to understand workloads accurately at chip design time
Say 10% of the computation is rasterization. (most of graphics workload is computing color of pixels)
Let’s say you under-provision the fixed-function component of chip for rasterization:
(e.g., 1% of chip used for rasterizer, really needed 1.2%)

Problem: rasterization is bottleneck, so the expensive programmable processors (99% of chip) are idle waiting on rasterization. So the other 99% of the chip runs at 80% efficiency!
Tendency is to be conservative, and over-provision fixed-function components (diminishing their advantage)
Challenges of heterogeneity

- **Heterogeneous system: preferred processor for each task**
  - Challenge for system designer: what is the right mixture of resources?
    - Too few throughput oriented resources (lower peak throughput for parallel workloads)
    - Too few sequential processing resources (limited by sequential part of workload)
    - How much chip area should be dedicated to a specific function, like video? (these resources are taken away from general-purpose processing)
    - Work balance must be anticipated at chip design time
      - System cannot adapt to changes in usage over time, new algorithms, etc.
  - Challenge to software developer: how to map programs onto a heterogeneous collection of resources?
    - Challenge: design of new algorithms that decompose well into components that each map well to different processing components of the machine
    - Scheduling problem is more complex on a heterogeneous system
    - Available mixture of resources can dictate choice of algorithm
    - Software portability nightmare
Data movement has high energy cost

- Rule of thumb in mobile system design: reduce amount of data transferred from memory
  - Earlier in class we discussed minimizing communication to reduce stalls (poor performance). Now, we wish to reduce communication to reduce energy consumption

- “Ballpark” numbers [Sources: Bill Dally (NVIDIA), Tom Olson (ARM)]
  - Integer op: ~ 1 pJ *
  - Floating point op: ~ 20 pJ *
  - Reading 64 bits from small local SRAM (1mm away on chip): ~ 26 pJ
  - Reading 64 bits from low power mobile DRAM (LPDDR): ~ 1200 pJ

- Implications
  - Reading 10 GB/sec from memory: ~ 1.6 watts
  - Entire power budget for mobile GPU: ~ 1 watt (remember phone is also running CPU, display, radios, etc.)
  - iPhone 5 battery: ~ 5.5 watt-hours (note: my Macbook Pro laptop: 77 watt-hour battery)
  - Exploiting locality matters!!!

* Cost to just perform the logical operation, not counting overhead of instruction decode, load data from registers, etc.
Trends in energy-focused computing

- **Compute less!**
  - Computing more costs energy: parallel algorithms that do more work than sequential counterparts may not be desirable even if they run faster

- **Reduce bandwidth requirements**
  - Exploit locality (restructure algorithms to reuse on-chip data as much as possible)
  - Aggressive use of compression: perform extra computation to compress application data before transferring to memory (likely to see fixed-function HW to reduce overhead of general data compression/decompression)

- **Specialize compute units:**
  - Heterogeneous programmable processors: CPU-like cores + throughput-optimized cores (GPU-like cores)
  - Fixed-function units: video decode/encode, image processing, sound processing
  - Specialized instructions: expanding set of AVX vector instructions, new instructions for accelerating AES encryption (AES-NI)
  - Increasing use of programmable logic: FPGAs
Fun reads about mobile power concerns

- **Power concerns in ARM Mali GPUs**

- **Display Backlight measurements**
  - [http://www.displaymate.com/iPad_ShootOut_1.htm#Backlight_Power](http://www.displaymate.com/iPad_ShootOut_1.htm#Backlight_Power)
Summary

- Heterogeneous processing: use a mixture of computing resources that each fit with mixture of needs of target applications
  - Latency-optimized sequential cores, throughput-optimized parallel cores, domain-specialized fixed-function processors
  - Examples exist throughout modern computing: mobile processors, desktop processors, supercomputers

- Traditional rule of thumb in system design is to design simple, general-purpose components.
  - This is not the case with emerging processing systems (perf/watt)
  - Today: want collection of components that meet perf requirement AND minimize energy use

- Challenge of using these resources effectively is pushed up to the programmer
  - Current CS research challenge: how to write efficient, portable programs for emerging heterogeneous architectures?