[Home]
[Feed]
[Lectures]
[Exercises]
[Login]
Interconnection Networks
Previous | Next --- Slide 20 of 45
Back to Lecture Thumbnails
llcoolj

The Oracle SPARC T5 processor maintains cache coherence using a directory based protocol

Split_Personality_Computer

So, in this example, these interconnects are used for message passing between cores?

Copyright 2016 Carnegie Mellon University