I am a little confused here. From the figure it seems that core and L3 cache is not connected. How can cores access L3 caches?