Why there's no invalid state? Because we have a PrWrMiss and PrRdMiss signals here, these are implicit indications of the actual invalid state before the cache miss