Are these requirements implemented in hardware level or software level? If it is in hardware level, can anyone explain intuitively how?

@yikesaiting. This entire lecture is describing hardware implementation details. The chip designer is responsible for getting this right.