The slide mentions CPU needs the ability to checkpoint register state. Where do these checkpointed states stored exactly?

One solution would be to store the state of the content in other registers maintained by the processor.