Previous | Next --- Slide 28 of 66
Back to Lecture Thumbnails

An atomic bus in a multiprocessor scenario can cause processors with outstanding memory requests to be stalled while the processor currently utilizing the bus waits for its transaction to be completed. With reasonably frequent memory access an atomic bus can drastically reduce the benefit of multiple processors as a result of the sequential nature of the atomic bus.